



Shri Vaishnav Vidyapeeth Vishwavidyalaya

Shri Vaishnav Institute of Technology and Science

Choice Based Credit System (CBCS) Scheme in the light of NEP-2020

B.Tech. in Electrical and Electronics Engineering (Semiconductor Chip Design and VLSI for Industrial Applications in Collaboration with L&T Edutech)

SEMESTER-II (2025-2029)

S. No.	COURSE CODE	COURSE NAME	TEACHING SCHEME/WEEK			CREDITS	EXAMINATION SCHEME				TOTAL MARKS		
			L	T	P		THEORY		PRACTICAL				
							End Sem University Exam (60%)	Two Term Exam (20%)	Teachers Assessment* (20%)	End Sem University Exam (60%)			
1	BTME105	Fundamentals of Mechanical Engineering and Applied Mechanics	3	0	2	4	60	20	20	30	20	150	
2	BTPH101	Applied Physics	3	1	2	5	60	20	20	30	20	150	
3	BTMA201N	Mathematics II	3	1	0	4	60	20	20	0	0	100	
4	BTEE207	Computer System Architecture	3	1	2	5	60	20	20	30	20	150	
5	BTEVD201	Product Design Thinking Framework	2	0	2	3	60	20	20	30	20	150	
6	BTEC103	Electronics Workshop	0	0	2	1	0	0	0	30	20	50	
TOTAL			14	3	10	22	300	100	100	150	100	750	

Legends: L - Lecture ; T - Tutorial/Teacher Guided Student Activity ; P - Practical

*Teacher Assessment shall be based on following components: Quiz/Assignment/Project/Participation in Class, given that no component shall exceed more than 10 marks.

*Amjani
20/12/2025*
Chairperson
Board of Studies
Shri Vaishnav Vidyapeeth
Vishwavidyalaya, Indore

Neelam
Chairperson
Faculty of Studies
Shri Vaishnav Vidyapeeth
Vishwavidyalaya, Indore

Sagar
Controller of Examinations
Shri Vaishnav Vidyapeeth
Vishwavidyalaya, Indore

Alka
Registrar
Shri Vaishnav Vidyapeeth
Vishwavidyalaya, Indore

Parvathy
Vice Chancellor
Shri Vaishnav Vidyapeeth
Vishwavidyalaya, Indore